include ../components/common.mk

SOURCES+=$(VERILOG_DIR)/components/ca_upsampler.csv